The article aims to introduce a standard and reliable fabrication procedure for the development of future low dimensional nanoelectronics.